The potential of atomically thin two-dimensional layered materials in meeting the performance requirements of international technology roadmap for semiconductors[@b1] has spun off intense research efforts on graphene[@b2][@b3], transition metal dichalcogenides (TMD)[@b4], and most recently black phosphorus (BP) crystal[@b5]. In particular, BP is known to be a promising channel material for future nanoelectronics applications owing to its superior carrier transport and direct bandgap properties for all layer thicknesses. This ranges from \~0.3 eV in the bulk form[@b6][@b7] and increases to \~2 eV when the BP thickness is reduced to monolayer form[@b8]. Excellent electron and hole mobilities reaching \~15,000 cm^2^V^−1^s^−1^ and \~50,000 cm^2^V^−1^s^−1^, respectively, have also been reported in bulk BP single crystal[@b7]. Although a handful of BP transistors have been previously demonstrated[@b9][@b10][@b11][@b12][@b13][@b14][@b15][@b16][@b17], the device performance is still far from satisfactory. Furthermore, to be CMOS compatible, the integration of a high-temperature thermal anneal is typically required to improve device performance. Some initial studies on the role of temperature on BP film structure and device performance have been reported[@b18][@b19][@b20][@b21][@b22]. With increasing anneal temperatures, Liu *et al*.[@b19] showed the decomposition of BP film at 400 °C and a temperature induced increase in lattice parameters as confirmed by *in situ* scanning/transmission electron microscopy measurements in the vacuum state. For practical applications, surface passivation of the BP channel is necessary to address photo-oxidation issue[@b23]. When BP is passivated with hexagonal boron nitride (h-BN), an insulating 2D material, the device shows a significantly higher temperature tolerance up to 500 °C[@b18]. The high temperature anneal can help to suppress the charge trap states, leading to low hysteresis, improved mobility and high on-off ratios (\>10^5^). Although h-BN is a possible candidate for device integration, the relatively low dielectric constant (\<4)[@b24] severely limits its potential for highly scaled transistors. Thus, there is a demand for suitable high-*k* gate dielectrics to improve the device performance. One possible high-*k* dielectric candidate is hafnium-dioxide (HfO~2~) which has a dielectric constant of \~25[@b25], which is six times higher than the conventional SiO~2~ dielectric. Although some preliminary BP transistors have been realized on HfO~2~ or Al~2~O~3~ gate dielectric, poor subthreshold swing performance of the order of 0.3\~1.1 V/dec and carrier mobility below \~310 cm^2^V^−1^s^−1^ were reported. Moreover, there are limited reports on the application of thermal treatment to improve the BP/high-*k* interface quality for enabling further performance enhancement.

In this work, we report the realization of BP transistors with a near ideal subthreshold swing (\~66 mV/dec) and enhanced hole mobility (\~536 cm^2^V^−1^s^−1^) through the use of an ultra-thin hafnium-dioxide (HfO~2~) gate dielectric and interface engineering. We further investigate the influence of thermal treatment on the structural and electrical properties of the BP transistors. Detailed material studies are performed using X-ray photoelectron spectroscopy, Raman spectroscopy and energy-dispersive X-ray spectroscopy to analyze the structural integrity and interface properties between the BP and HfO~2~ gate dielectric. Comprehensive electrical performance metrics including subthreshold swing, hole mobility, transfer characteristics, and channel resistance are systematically analyzed.

Results and Discussion
======================

[Figure 1](#f1){ref-type="fig"} shows the low temperature fabrication flow used to realize the black phosphorus (BP) transistor with an ultra-thin high-*k* gate dielectric. The devices feature a back-gate configuration with a minimum gate length of \~3 μm. A CMOS-compatible metal such as nickel (Ni) was used to form the metal electrodes[@b26]. The as-fabricated transistor was passivated with a 30 nm silicon-dioxide (SiO~2~) layer deposited by e-beam evaporator at room temperature to protect the device from photo-oxidation in the ambient condition. A detailed description of the process is provided in the experimental method section. The devices realized in this work demonstrate a clear p-type behavior as depicted in [Fig. 2](#f2){ref-type="fig"}, in which the room temperature transfer curves (*I*~*DS*~ - *V*~*G*~) are plotted at the same drain voltage (*V*~*DS*~) of −100 mV. In the as-fabricated state, the BP transistor shows a significantly improved subthreshold swing (*SS*) of \~76 mV/dec as compared to other BP transistors based on traditional SiO~2~ gate dielectric (*SS* \> 1 V/dec)[@b9][@b10][@b11][@b12][@b13][@b14][@b15][@b16][@b17] or Al~2~O~3~ gate dielectric (*SS* \~ 350--850 mV/dec)[@b15][@b27], as benchmarked in [Fig. 3](#f3){ref-type="fig"}. The improved *SS* performance implies the effectiveness of ultra-thin high-k gate dielectric in providing excellent gate control over the source-to-drain current, which enables BP transistor to achieve better electrostatics control. When subjected to an additional interface anneal for one minute under nitrogen (N~2~) ambient, the *SS* performance was shown to improve further and reaching a near ideal value of 66 mV/dec at room temperature (*T* = 300 K). Such a significant improvement is resulted from a better BP/HfO~2~ interface due to the passivation of phosphorus dangling bonds by hafnium (Hf) adatoms as promoted by the thermal treatment. This can be evidenced from the strong P-Hf binding energy at \~135.6 eV over the P-P binding energy at \~131.1 eV, as confirmed by the P 2p core level obtained from X-ray photoelectron spectroscopy (XPS) measurement in [Fig. 4](#f4){ref-type="fig"}. The binding energies of all spectra are referenced to C1s which is set to 285 eV. The appearance of P-P peak or the single spin-orbit split doublet at a binding energy of \~131 eV indicates the intrinsic crystallinity of the exfoliated BP on HfO~2~ gate dielectric, which is consistent with previous XPS measurements on BP bulk crystals[@b28][@b29]. To understand the interaction between Hf and P, first-principles calculations were performed within the density-functional theory (DFT) framework. The results show that Hf adatom prefers the adsorption position above the center of P~6~ hexagonal ring or *H*-site of the phosphorene layer (see inset of [Fig. 4](#f4){ref-type="fig"}), which is consistent with other transition metals reported in previous studies[@b30]. When this occurs, Hf adatom forms strong covalent bond with phosphorene with a binding energy of −4.17 eV. The stronger P-Hf binding has been found to be consistent with a shorter P-Hf bond and larger deformation of phosphorene layer.

To estimate the effective interface state density *D*~*it*~, the subthreshold swing equation can be employed[@b31], where *k* is the Boltzmann constant, *T* is the temperature in Kelvin, *q* is the electronic charge, *C*~*S*~ is the depletion capacitance of BP, *C*~*it*~ is the BP/HfO~2~ interface state capacitance, and *C*~*OX*~ is the unit gate capacitance. When the applied gate voltage approaches the threshold voltage, the thin pristine BP channel is expected to be fully depleted where the depletion capacitance (*C*~*s*~) is small as compared to the interface state capacitance (*C*~*it*~). The effective interface state density *D*~*it*~ at BP/HfO~2~ interface can then be estimated using the expression . To give better *D*~*it*~ estimation, we have included the contribution of *C*~*s*~ in the calculation where the dielectric constant of BP is taken as 6.1*ε*~*o*~[@b32] while the depletion width is equal to the thin BP thickness of 15 nm. Based on the extracted *SS* of 66 mV/dec (annealed) and \~76 mV/dec (un-annealed), the effective interface state density *D*~*it*~ at the BP/HfO~2~ interface is estimated to be \~6.08 × 10^11^ cm^−2^eV^−1^ and \~5.07 × 10^12^ cm^−2^eV^−1^, respectively. The substantial reduction in *D*~*it*~ by \~88% further confirms the effectiveness of Hf adatoms in passivating the P dangling bonds at the BP/HfO~2~ interface, which accounts for the *SS* improvement.

By extracting the slope in the linear region of the transfer curve, the mobility can be evaluated using the expression where *L* is the channel length, *W* is the channel width, *C*~*OX*~ is the capacitance between the channel and the back-gate per unit area and *V*~*DS*~ is the voltage between the source and drain electrodes[@b5]. The extracted field-effect mobility (μ~FE~) at room temperature is plotted in [Fig. 5](#f5){ref-type="fig"} and benchmarked against other BP transistors based on traditional SiO~2~ or Al~2~O~3~ gate dielectrics. Even in the absence of thermal treatment, the as-fabricated BP transistor achieves a relatively high *μ*~*FE*~ of 413 cm^2^V^−1^s^−1^. Note worthily, the *μ*~*FE*~ was shown to significantly improve by \~30% to 536 cm^2^V^−1^s^−1^ when the device was treated at an elevated temperature of 100 °C in nitrogen (N~2~) ambient. This is believed to be a record-high hole mobility among other reported data based on HfO~2~ or Al~2~O~3~ high-*k* gate dielectrics at room temperature (*T* = 300 K). Such an improvement was believed to be attributed to a better BP/HfO~2~ interface as a result of phosphorus dangling bonds passivation as discussed in the preceding section. However, a further increase in the thermal budget has been found to degrade the carrier mobility. Noticeably, the *μ*~*FE*~ was drastically reduced to 120 cm^2^V^−1^s^−1^ after going through a 200 °C anneal. In order to understand the underlying mechanisms, the BP film structure properties were analyzed using confocal Raman spectroscopy. [Figure 6(a)](#f6){ref-type="fig"} plots the Raman spectra of the BP flake formed on 3.4 nm HfO~2~ gate dielectric with a 30 nm SiO~2~ passivation layer. When annealed at an elevated temperature, a shift in the Raman phonon peak positions corresponding to A^1^~g~, B~2g~ and A^2^~g~ was clearly evident which is indicative of the film structure modification. A deconvolution of the characteristics out-of-plane mode (A^1^~g~) and in-plane modes (B~2g~ and A^2^~g~) in [Fig. 6(a--c)](#f6){ref-type="fig"}, respectively, further confirms the Raman peak position shifts. Interestingly, the samples in this work exhibited a general blue shift with increasing temperatures up to 200 °C. A significant blue shift of 0.53 cm^−1^, 1.0 cm^−1^, and 1.1 cm^−1^ for the A^1^~g~, B~2g~ and A^2^~g~ vibrational modes, respectively, was observed as compared to the un-annealed case. In contrast, when a conventional SiO~2~ dielectric was utilized, both Dattatray[@b21] and Zhang *et al*.[@b22] experimentally showed a rather linear red shift in all three vibrational modes with increasing temperatures from 77 K up to 673 K.

To understand this shift further, the first-principles linear response method from Fei *et al*.[@b33] can be employed. In particular, the effect of zigzag and armchair strain on the puckered honeycomb structure of the black phosphorus will lead to a shift in the Raman peak positions of the characteristics phonon modes depending on the nature of the strain (tensile or compressive). Comparing our results to the first-principles studies, it appears to indicate the presence of compressive strain in both the zigzag and armchair directions for an anneal temperature up to 200 °C, which is clearly evident from the blue shift of the A^1^~g~, B~2g~ and A^2^~g~ modes. This could be attributed to the out-diffusion of hafnium (Hf) adatoms from the underlying high-*k* gate dielectric which compresses the BP channel. According to Clementi *et al*.[@b34], the atomic radii of the hafnium (Hf) atoms is 2.08 Å, which is almost two times that of the silicon atoms. In comparison, the atomic radii of the oxygen atoms is 0.48 Å, significantly lower than the hafnium (Hf), silicon (Si), and even the phosphorus (P) atoms (0.98 Å). Hence, in the event of out-diffusion into the BP film, the atom with the largest atomic radii (Hf in our case) is likely to dominate the compressive strain observed. Thus, the incorporation of Hf with a larger atomic radii will be expected to result in crystal lattice distortion in the zigzag direction which will lead to elastic strain effect. However, with a further increase in strain beyond its critical limit, plastic relaxation will eventually occur which causes the crystal lattice to be distorted. When this occurs, the crystalline quality of black phosphorus would be expected to degrade, as evident by the broadening of the full-width at half maximum (FWHM) for both the B~2g~ and A^2^~g~ vibrational modes[@b35].

To confirm the out-diffusion of adatoms, energy-dispersive X-ray spectroscopy (EDX) measurements were performed on the annealed samples to analyze the BP/HfO~2~ interface, as plotted in [Fig. 7](#f7){ref-type="fig"}. It is worthy to note that the degree of hafnium (Hf) and oxygen (O) out-diffusion from the underlying HfO~2~ gate dielectric depends strongly on the thermal budget[@b38][@b39]. When annealed at a temperature of 100 °C, the out-diffused Hf adatoms were predominantly found at the BP/HfO~2~ interface which could promote the passivation of P dangling bonds \[[Fig. 7(a)](#f7){ref-type="fig"}\]. However, when the thermal budget was further increased to 200 °C, a substantial amount of Hf adatoms were found to diffuse deeper into the BP channel \[[Fig. 7(b)](#f7){ref-type="fig"}\]. Given the puckered honeycomb structure of BP, these out-diffused adatoms are likely to preferentially occupy the *H*-site in the zigzag (B~2g~ and A^2^~g~) direction which has been theoretically predicted for most transition metals in phosphorene[@b30]. This is believed to be responsible for the compressive strain observed in the BP nanosheet after a high temperature anneal. Moreover, these out-diffused adatoms could also act as impurities scattering centers which would detrimentally increase the channel resistance and degrade the carrier transport properties.

To gain a further insight into the impact of impurities scattering centers on channel resistance, the transfer length method (TLM) was employed in which the total normalized resistance (*R*~*tot*~*W*) was plotted as a function of channel length (*L*) as shown in [Fig. 8](#f8){ref-type="fig"}. Using this approach, the contact resistance can be determined by the *y*-intercept of the width normalized total resistance. The channel resistance can also be determined by subtracting the contact resistance from the total resistance, which is summarized in the inset of [Fig. 8](#f8){ref-type="fig"} as a function of thermal budget. When subjected to a thermal treatment at 100 °C, the BP structural integrity was found to remain intact, as evident by the comparable channel and contact resistances over the un-annealed case. On the contrary, a high degree of crystal lattice distortion was present in the BP film after a 200 °C thermal treatment, as supported by the Raman phonon shifts in [Fig. 6](#f6){ref-type="fig"}. This is found to be detrimental for device performance, which is evident from the higher channel resistance by 5× as compared to the un-annealed devices. Apart from channel resistance degradation, the contact resistance has also been found to increase after a 200 °C anneal in which the 2R~c~ approaches \~145.3 Ω-mm. This is substantially higher than the contact resistance measured in devices which underwent 100 °C or no anneal, where the 2R~c~ was merely \~20.5 Ω-mm. Such a degradation is likely to be attributed to the crystal lattice distortion which causes a poorer interface quality between the metal and the BP layer. The adsorption of Hf adatoms in BP could also additionally cause an increased impurities scattering effect[@b37] which would compromise the carrier transport in BP transistors. This is consistent with the lower hole mobility of 120 cm^2^V^−1^s^−1^ and poorer subthreshold swing *SS* of \~780 mV/dec discussed earlier. Hence, an optimization of the thermal treatment process is critically important to effectively engineer the interface quality between BP and HfO~2~ high-*k* gate dielectric for enabling further performance boost.

Conclusions
===========

In conclusion, we have experimentally demonstrated black phosphorus transistor with enhanced carrier transport through interface engineering between BP and high-*k* gate dielectric. A high room temperature hole mobility of \~536 cm^2^V^−1^s^−1^ and a near ideal subthreshold swing of \~66 mV/dec were simultaneously achieved. Such a performance enhancement is attributed to the better interface quality between BP and HfO~2~ as a result of phosphorus dangling bonds passivation by hafnium adatoms, which leads to a significant reduction in interface state density. Excessively high treatment temperature could promote the out-diffusion of hafnium adatoms into the BP channel, which distorts its crystal lattice and results in carrier transport degradation. Our study contributes to the development of BP-based transistor with enhanced performance through interface engineering.

Experimental Methods
====================

Sample Preparation and Device Fabrication
-----------------------------------------

Black phosphorus flake with a thickness of \~15 nm was micromechanically exfoliated onto p-type silicon substrate with an ultra-thin HfO~2~ high-*k* gate dielectric of \~3.4 nm. The HfO~2~ was deposited by atomic layer deposition (ALD) process. Utilizing tetrakisethylmethylamino hafnium (TEMAH) and water precursors at a deposition temperature of 250 °C, a deposition rate of \~1 Å/cycle is achieved. For every cycle of deposition, the TEMAH precursor and the water precursors are pulsed at 0.015 seconds and 0.01 seconds respectively, followed by a waiting time of 10 seconds. During the deposition, nitrogen with a flow rate of 20 sccm is utilised as the carrier gas. This was followed by a sequential cleaning in acetone followed by isopropyl alcohol before the deposition of metal electrodes using nickel (Ni) through a combination of electron beam lithography (JEOL, JBX-6300FS) and electron-beam evaporation (Oerlikon, Univex 450B). The remaining photoresist was then lifted-off to complete the device fabrication. A 30 nm silicon-dioxide passivation layer was then deposited at room temperature using electron-beam evaporation (Oerlikon, Univex 450B) over the entire BP transistor to protect the device from photo-oxidation in ambient condition[@b23]. Subsequently, the devices were subjected to interface thermal treatment. The anneal conditions were varied from zero to 200 °C for one minute in nitrogen (N~2~) ambient to investigate the impact of thermal treatment on the structural and electrical properties of the BP transistors. Confocal Raman spectroscopy (WITec, Alpha300R) was utilized to analyze the influence of interface anneal temperature on the Raman shifts corresponding to the out-of-plane (A^1^~g~), and in-plane (B~2g~, A^2^~g~) phonon modes[@b36].
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![The fabrication flow for the black phosphorus transistor based on low temperature CMOS-compatible processes.\
(**a**) Using a degenerately doped Si substrate, an ultra-thin hafnium-dioxide gate dielectric of \~3.4 nm is deposited using atomic layer deposition (ALD) technique at a temperature of 250 °C. (**b**) BP nanosheet with a \~15 nm thickness is micromechanically exfoliated onto the high-*k* gate dielectric. (**c**) Metal electrodes utilizing nickel with a thickness of 120 nm are formed by a combination of electron beam lithography and electron-beam evaporation followed by the lift-off process. (**d**) An additional surface passivation by a 30 nm thick SiO~2~ layer is deposited to protect the as-fabricated devices from photo-oxidation in ambient conditions.](srep26609-f1){#f1}

![A comparison of the transfer characteristics of the black phosphorus transistors with and without interface annealing.\
With an excessively high thermal budget, the subthreshold swing of the BP transistor can be significantly degraded, which is attributed to the detrimental change of the BP film crystallinity. When subjected to a 100 °C thermal anneal, an off-state current of \~8.09 × 10^−7^ A was measured in the BP transistor. However, an improved hysteresis performance was estimated in devices which were annealed at 100 °C as compared to the un-annealed devices. This further confirms the achievement of lower *D*~*it*~ due to an optimum thermal annealing.](srep26609-f2){#f2}

![Figure-of-merit showing the relationship between gate dielectric thickness and the subthreshold swing (*SS*) performance of black phosphorus transistors.\
A significant *SS* improvement is observed by downscaling the thickness to \~3.4 nm coupled with an interface anneal process, showing a near ideal value of \~66 mV/dec. This is by far the lowest *SS* reported, which indicates an enhanced electrostatics control in the BP transistors.](srep26609-f3){#f3}

![The P 2p core level of X-ray photoelectron spectra (XPS) for the black phosphorus nanosheet formed on HfO~2~ gate dielectric.\
A thermal treatment at 100 °C under nitrogen ambient improves the binding energy of P-Hf, which allows the achievement of better interface quality between BP and HfO~2~. The inset shows the formation of covalent bonds between P and Hf adatoms with a strong binding energy of −4.17 eV, as confirmed by the first-principles calculation within the density-functional theory (DFT) framework.](srep26609-f4){#f4}

![Figure-of-merit showing the relationship between gate dielectric thickness and room temperature hole mobility of black phosphorus transistors.\
A better BP/HfO~2~ interface quality due to the passivation of phosphorus dangling bonds by hafnium (Hf) adatoms has been shown to result in an enhanced hole mobility over the un-annealed device. A mean mobility of \~413 cm^2^V^−1^S^−1^ and \~536 cm^2^V^−1^S^−1^ were achieved for devices with no anneal and 100 °C anneal, respectively. A further increase of thermal budget beyond 200 °C could significantly degrade the carrier transport due to crystal lattice distortion and impurity scattering effect, leading to a low mean mobility of \~120 cm^2^V^−1^S^−1^.](srep26609-f5){#f5}

![(**a**) Raman spectra of the exfoliated BP nanosheets showed the three characteristic vibrational modes after underwent different thermal anneal for a duration of one minute in nitrogen (N~2~) ambient. The deconvoluted Raman peaks corresponding to the out-of-plane phonon mode A^1^~g~, and in-plane phonon modes B~2g~ and A^2^~g~, are plotted in (**b**--**d**), respectively. A clear Raman peak shift is evident with increasing interface anneal temperature, which indicates film structure modification.](srep26609-f6){#f6}

![The energy-dispersive X-ray (EDX) spectroscopy measurement confirms the out-diffusion of Hf adatoms from the underlying HfO~2~ gate dielectric into BP film when subjected to thermal treatment.\
(**a**) With a lower thermal budget of 100 °C, the out-diffused Hf adatoms were predominantly found at the BP/HfO~2~ interface which promotes the passivation of P dangling bonds. (**b**) However with a further increase of thermal budget to 200 °C, a substantial out-diffusion of Hf adatoms was detected in the BP channel which is responsible for the carrier transport degradation in BP transistors.](srep26609-f7){#f7}

![Using the transfer length method (TLM), the total normalized resistance (*R*~*tot*~*W*) was plotted as a function of channel length (*L*).\
Comparable contact and channel resistance were achieved for a thermal anneal of 100 °C as compared to the un-annealed case. However, an elevated thermal treatment at 200 °C could result in a detrimental change to the BP film structure, which leads to both channel and contact resistance degradation.](srep26609-f8){#f8}
